View AD5662ARJ-1_2733355.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2.7 v to 5.5 v, 250 a, rail-to-rail output 16-bit nano dac tm d/a in a sot-23 preliminary technical data ad5662 rev. pra information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.326.8703 ? 2004 analog devices, inc. all rights reserved. features low power (250 a @ 5 v) single 16-bit nano dac tm true 12-bit accuracy guaranteed tiny 8-lead sot-23/msop package power-down to 200 na @ 5 v, 50 na @ 3 v power-on-reset to zero/midscale 2.7 v to 5.5 v power supply guaranteed 16-bit monotonic by design 3 power-down functions serial interface with schmitt-triggered inputs rail-to-rail operation sync interrupt facility applications process control data acquisition systems portable battery-powered instruments digital gain and offset adjustment programmable voltage and current sources programmable attenuators functional block diagram ad5662 v ref gnd ref(+) v dd resistor network power-down control logic dac register power-on reset output buffer 16-bit dac input control logic v out v fb sync sclk din 04777-0-001 figure 1. general description the ad5662 parts are a member of the nano dac tm family of devices. they are low power, single, 16-bit buffered voltage-out dacs. all devices operate from a single 2.7 v to 5.5 v, and are guaranteed monotonic by design. the ad5662 requires an external reference voltage to set the output range of the dac. the part incorporates a power-on- reset circuit that ensures the dac output powers up to 0 v (ad5662x-1) or midscale (ad5662x-2), and remains there until a valid write takes place. the part contains a power-down feature that reduces the current consumption of the device to 200 na at 5 v, and provides software selectable output loads while in power-down mode. the low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment. the power consumption is 0.7 mw at 5 v, reducing to 1 w in power-down mode. the ad5662s on-chip precision output amplifier allows rail-to- rail output swing to be achieved. the ad5662 utilizes a versatile 3-wire serial interface that operates at clock rates up to 30 mhz, and is compatible with standard spi?, qspi?, microwire?, and dsp interface standards. the ad5662 is designed with new technology, and is the next generation to the ad53xx family. product highlights 1. 16-bit dac; true 12-bit accuracy guaranteed. 2. available in 8-lead sot-23 and 8-lead msop package. 3. power-on-reset to zero or midscale. 4. low power. operates with 2.7 v to 5.5 v supply. typically consumes 0.35 mw at 3 v and 0.7 mw at 5 v, making it ideal for battery-powered applications. 5. power-down capability. when powered down, the dac typically consumes 50 na at 3 v and 200 na at 5 v. 6. 10 s settling time. related devices part no. description ad5620/ad5640/ad5660 3 v/5 v 12-/14-/16-bit dac with internal ref in sot-23
ad5662 preliminary technical data rev. pra | page 2 of 20 table of contents specifications..................................................................................... 3 timing characteristics..................................................................... 5 absolute maximum ratings............................................................ 6 esd caution.................................................................................. 6 pin configuration and function description .............................. 7 terminology ...................................................................................... 8 typical performance characteristics ............................................. 9 general description ....................................................................... 13 d/a section................................................................................. 13 resistor string ............................................................................. 13 output amplifier........................................................................ 13 serial interface ............................................................................ 13 input shift register .................................................................... 13 sync interrupt .......................................................................... 13 power-on-reset ......................................................................... 14 power-down modes .................................................................. 14 microprocessor interfacing....................................................... 15 applications..................................................................................... 16 using ref19x as a power supply for ad5662 ....................... 16 bipolar operation using the ad5662 ..................................... 16 using ad5662 with an opto-isolated interface .................... 17 power supply bypassing and grounding................................ 17 outline dimensions ....................................................................... 18 ordering guide .......................................................................... 18 revision history 10/04revision pra
preliminary technical data ad5662 rev. pra | page 3 of 20 specifications v dd = 2.7 v to 5.5 v; r l = 2 k? to gnd; c l = 200 pf to gnd; v ref = v dd : all specifications t min to t max , unless otherwise noted. table 1. a grade b grade b version 1 parameter min typ max min typ max unit conditions/comments static performance 2 resolution 16 16 bits relative accuracy 32 16 lsb see figure 4. differential nonlinearity 1 1 lsb guaranteed monotonic by design. see figure 5. zero code error 1 5 1 5 mv all 0s loaded to dac register. see figure 8. full-scale error ?0.15 ?1.25 ?0.15 ?1.25 % fsr all 1s loaded to dac register. see figure 8. offset error 10 10 mv gain error 1.25 1.25 % fsr zero code error drift 3 2 2 v/c gain temperature coefficient 3 2.5 2.5 ppm of fsr/c dc power supply rejection ratio -100 -100 db dac code = midscale; v dd = 5v/3v 10% output characteristics 3 output voltage range 0 v dd 0 v dd v output voltage settling time 8 10 8 10 s ? to ? scale; r l = 2 k?; 0 pf < c l < 200 pf. see figure 18. s 1 lsb settling slew rate 1.5 1.5 v/s ? to ? scale capacitive load stability 2 2 nf r l = 10 10 nf r l = 2 k? output noise spectral density 80 80 nv/hz dac code = midscale,10 khz output noise (0.1 hz to 10 hz) 10 10 vp-p dac code = midscale thd, total harmonic distortion -80 -80 db v ref = 2 v 300 mv p-p, f = 5 khz digital-to-analog glitch impulse 5 5 nv-s 1 lsb change around major carry. see figure 21. digital feedthrough 0.1 0.1 nv-s dc output impedance 0.5 0.5 ? short-circuit current 4 30 30 ma v dd = 5 v, 3 v power-up time 4 4 s coming out of power-down mode. v dd = 5 v 10 10 s v dd = 3 v reference inputs reference current 35 45 35 45 a v ref = v dd = 5 v 20 30 20 30 a v ref = v dd = 3.6 v reference input range 0 v dd 0 v dd v reference input impedance 150 150 k? logic inputs 3 input current 1 1 a v inl , input low voltage 0.8 0.8 v v dd = 5 v, 3 v v inh , input high voltage 2 2 v v dd = 5 v, 3 v pin capacitance 3 3 pf
ad5662 preliminary technical data rev. pra | page 4 of 20 a grade b grade b version 1 parameter min typ max min typ max unit conditions/comments power requirements v dd 2.7 5.5 2.7 5.5 v all digital inputs at 0 v or v dd i dd (normal mode) dac active and excluding load current v dd = 4.5 v to 5.5 v 250 400 250 400 a v ih = v dd and v il = gnd v dd = 2.7 v to 3.6 v 240 390 240 390 a v ih = v dd and v il = gnd i dd (all power-down modes) v dd = 4.5 v to 5.5 v 0.2 1 0.2 1 a v ih = v dd and v il = gnd v dd = 2.7 v to 3.6 v 0.05 1 0.05 1 a v ih = v dd and v il = gnd power efficiency i out /i dd 89 89 % i load = 2 ma. v dd = 5 v 1 temperature ranges are as follows: b vers ion: ?40c to +105c, typical at +25c. 2 dc specifications tested with the outputs unloaded unless othe rwise stated. linearity calculat ed using a reduced code range o f 512 to 65024. 3 guaranteed by design and characterization, not production tested. 4 output unloaded.
preliminary technical data ad5662 rev. pra | page 5 of 20 timing characteristics all input signals are specified with tr = tf = 1 ns/v (10% to 90% of v dd ) and timed from a voltage level of (v il + v ih )/2. see figure 2. v dd = 2.7 v to 5.5 v; all specifications t min to t max , unless otherwise noted. table 2. limit at t min , t max parameter v dd = 2.7 v to 3.6 v v dd = 3.6 v to 5.5 v unit conditions/comments t 1 1 50 33 ns min sclk cycle time t 2 13 13 ns min sclk high time t 3 13 13 ns min sclk low time t 4 0 0 ns min sync to sclk falling edge setup time t 5 5 5 ns min data setup time t 6 4.5 4.5 ns min data hold time t 7 0 0 ns min sclk falling edge to sync rising edge t 8 50 33 ns min minimum sync high time t 9 13 13 ns min sync rising edge to sclk fall ignore t 10 0 0 ns min sclk falling edge to sync fall ignore 1 maximum sclk frequency is 30 mhz at v dd = 3.6 v to 5.5 v, and 20 mhz at v dd = 2.7 v to 3.6 v. din sync sclk db23 db0 t 9 t 10 t 4 t 3 t 2 t 7 t 6 t 5 t 1 t 8 04777-0-002 figure 2. serial write operation
ad5662 preliminary technical data rev. pra | page 6 of 20 absolute maximum ratings t a = 25c unless otherwise noted. table 3. parameter rating v dd to gnd ?0.3 v to +7 v digital input voltage to gnd ?0.3 v to v dd + 0.3 v v out to gnd ?0.3 v to v dd + 0.3 v v ref to gnd ?0.3 v to v dd + 0.3 v operating temperature range industrial (b versio n) ?40c to +105c storage temperature range ?65c to +150c junction temperature (t j max) 150c sot-23 package power dissipation (t j max ? t a )/ ja ja thermal impedance 240c/w lead temperature, soldering vapor phase (60 sec) 215c infrared (15 sec) 220c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. esd caution esd (electrostatic discharge) sensitive device. electros tatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge wi thout detection. although this product features proprietary esd protection circuitry, permanent dama ge may occur on devices subjected to high energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality.
preliminary technical data ad5662 rev. pra | page 7 of 20 pin configuration and function description v dd 1 v ref 2 v fb 3 v out 4 gnd 8 din 7 sclk 6 sync 5 ad5662 top view (not to scale) 04777-0-003 figure 3. msop/sot-23 pin configuration table 4. pin function descriptions pin no. mnemonic function 1 v dd power supply input. these parts can be operated from 2.5 v to 5.5 v. v dd should be decoupled to gnd. 2 v ref reference voltage input. 3 v fb feedback connection fo r the output amplifier. 4 v out analog output voltage from dac. the outp ut amplifier has rail-to-rail operation. 5 sync level triggered control input (active low). this is the frame synchronizatio n signal for the input data. when sync goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks. the dac is updated following the 24 th clock cycle unless sync is taken high before this edge, in which case the rising edge of sync acts as an interrupt and the write sequence is ignored by the dac. 6 sclk serial clock input. data is cl ocked into the input shift register on the falli ng edge of the serial clock input. data can be transferred at rates up to 30 mhz. 7 din serial data input. this device has a 24-bit shift register. da ta is clocked into the register on the falling edge of the serial clock input. 8 gnd ground reference point for all circuitry on the part.
ad5662 preliminary technical data rev. pra | page 8 of 20 terminology relative accuracy for the dac, relative accuracy or integral nonlinearity (inl) is a measure of the maximum deviation, in lsbs, from a straight line passing through the endpoints of the dac transfer function. a typical inl versus code plot can be seen in figure 4. differential nonlinearity differential nonlinearity (dnl) is the difference between the measured change and the ideal 1 lsb change between any two adjacent codes. a specified differential nonlinearity of 1 lsb maximum ensures monotonicity. this dac is guaranteed monotonic by design. a typical dnl versus code plot can be seen in figure 5. zero-code error zero-code error is a measure of the output error when zero code (0x0000) is loaded to the dac register. ideally, the output should be 0 v. the zero-code error is always positive in the ad5662 because the output of the dac cannot go below 0 v. it is due to a combination of the offset errors in the dac and the output amplifier. zero-code error is expressed in mv. a plot of zero-code error versus temperature can be seen in figure 8. full-scale error full-scale error is a measure of the output error when full-scale code (0xffff) is loaded to the dac register. ideally, the output should be v dd ? 1 lsb. full-scale error is expressed in percent of full-scale range. a plot of full-scale error versus temperature can be seen in figure 8. gain error this is a measure of the span error of the dac. it is the deviation in slope of the dac transfer characteristic from ideal expressed as a percent of the full-scale range. tot a l un a dju ste d e r ror total unadjusted error (tue) is a measure of the output error, taking all the various errors into account. a typical tue versus code plot can be seen in figure 6. zero-code error drift this is a measure of the change in zero-code error with a change in temperature. it is expressed in v/c. gain error drift this is a measure of the change in gain error with changes in temperature. it is expressed in (ppm of full-scale range)/c. digital-to-analog glitch impulse digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the dac register changes state. it is normally specified as the area of the glitch in nv-s, and is measured when the digital input code is changed by 1 lsb at the major carry transition (0x7fff to 0x8000). see figure 21. digital feedthrough digital feedthrough is a measure of the impulse injected into the analog output of the dac from the digital inputs of the dac, but is measured when the dac output is not updated. it is specified in nv-s, and measured with a full-scale code change on the data bus, i.e., from all 0s to all 1s and vice versa.
preliminary technical data ad5662 rev. pra | page 9 of 20 typical performance characteristics figure 4. typical inl plot figure 5. typical dnl plot figure 6. typical total unadjusted error plot figure 7. inl error and dnl error vs. temperature figure 8. zero-scale error and full-scale error vs. temperature figure 9. i dd histogram with v dd = 3 v and v dd = 5 v
ad5662 preliminary technical data rev. pra | page 10 of 20 figure 10. source and sink current capability with v dd = 3 v figure 11. source and sink current capability with v dd = 5 v figure 12. supply current vs. code figure 13. supply current vs. temperature figure 14. supply current vs. supply voltage figure 15. power-down current vs. supply voltage
preliminary technical data ad5662 rev. pra | page 11 of 20 figure 16. supply current vs. logic input voltage figure 17. full-scale settling time figure 18. half-scale settling time figure 19. power-on reset to 0 v 04777-0-004 ch1 500mv ch2 5.0v m1.0 s 500ms/s 2.0ns/pt v dd = v ref = 5v t a = 25 c exits pd to midscale v out sclk 1 2 figure 20. exiting power-down to midscale sample number amplitude 2.502500 2.502250 2.502000 2.501750 2.501500 2.501250 2.501000 2.500750 2.500500 2.500250 2.500000 2.499750 2.499500 2.499250 2.499000 2.498750 0 150 200 250 50 100 300 350 400 450 500 550 04777-0-005 v dd = v ref = 5v t a = 25 c 13ns/sample number 1 lsb change around midscale (0x8000 0x7fff) glitch impulse = 2.723nv.s figure 21. digital-to-analog glitch impulse (negative)
ad5662 preliminary technical data rev. pra | page 12 of 20 sample number amplitude 2.500400 2.500300 2.500200 2.500100 2.500000 2.499900 2.499800 2.499700 2.499600 2.499500 2.499400 2.499300 2.499200 2.499100 v dd = v ref = 5v t a = 25 c 13ns/sample number 1 lsb change around midscale (7fffh 8000h) glitch impulse = 1.271nv.s 0 150 200 250 50 100 300 350 400 450 500 550 04777-0-006 figure 22. digital-to-analog glitch impulse (positive) sample number amplitude 2.500250 2.500200 2.500150 2.500100 2.500050 2.500000 2.499950 2.499900 2.499850 2.499800 2.499750 2.499700 2.499650 2.499600 0 150 200 250 50 100 300 350 400 450 500 550 04777-0-007 v dd = v ref = 5v t a = 25 c 20ns/sample number dac loaded with midscale digital feedthrough = 0.06nv.s figure 23. digital feedthrough hz db ?20 ?50 ?80 ?30 ?40 ?60 ?70 ?90 ?100 2k 4k 6k 8k 10k 04777-0-008 v dd = 5v t a = 25 c dac loaded with fullscale v ref = 2v 0.3vp-p figure 24. total harmonic distortion capacitance (nf) time ( s) 16 14 12 10 8 6 4 012 34567 9 810 04777-0-009 v ref = v dd t a = 25 c v dd = 5v v dd = 3v figure 25. settling time vs. capacitive load 04777-0-010 1 y axis = 2 v/div x axis = 4s/div v dd = v ref = 5v t a = 25 c dac loaded with midscale figure 26. 0.1 hz to 10 hz output noise plot
preliminary technical data ad5662 rev. pra | page 13 of 20 general description d/a section the ad5662 dac is fabricated on a cmos process. the architecture consists of a string dac followed by an output buffer amplifier. figure 27 shows a block diagram of the dac architecture. v dd v out gnd resistor string ref (+) ref (?) [ output amplifier dac register 04777-0-022 v fb figure 27. dac architecture since the input coding to the dac is straight binary, the ideal output voltage is given by ? ? ? ? ? ? = 536 , 65 d vref v out where d is the decimal equivalent of the binary code that is loaded to the dac register; it can range from 0 to 65535. resistor string the resistor string section is shown in figure 28. it is simply a string of resistors, each of value r. the code loaded to the dac register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. the voltage is tapped off by closing one of the switches connecting the string to the amplifier. because it is a string of resistors, it is guaranteed monotonic. r r r r r to output amplifier 04777-0-023 figure 28. resistor string output amplifier the output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of 0 v to v dd . it is capable of driving a load of 2 k? in parallel with 1000 pf to gnd. the source and sink capabilities of the output amplifier can be seen in figure 10 and figure 11. the slew rate is 1 v/s with a half-scale settling time of 8 s with the output unloaded. serial interface the ad5662 has a 3-wire serial interface ( sync , sclk, and din) that is compatible with spi, qspi, and microwire interface standards as well as most dsps. see figure 2 for a timing diagram of a typical write sequence. the write sequence begins by bringing the sync line low. data from the din line is clocked into the 24-bit shift register on the falling edge of sclk. the serial clock frequency can be as high as 30 mhz, making the ad5662compatible with high speed dsps. on the 24 th falling clock edge, the last data bit is clocked in and the programmed function is executed (i.e., a change in dac register contents and/or a change in the mode of operation). at this stage, the sync line may be kept low or be brought high. in either case, it must be brought high for a minimum of 33 ns before the next write sequence so that a falling edge of sync can initiate the next write sequence. since the sync buffer draws more current when v in = 2.4 v than it does when v in = 0.8 v, sync should be idled low between write sequences for even lower power operation. as is mentioned previously, however, it must be brought high again just before the next write sequence. input shift register the input shift register is 24 bits wide (see figure 29). the first six bits are dont cares. the next two are control bits that control the parts mode of operation (normal mode or any one of three power-down modes). see the power-on reset section for a more complete description of the various modes. the next 16 bits are the data bits. these are transferred to the dac register on the 24 th falling edge of sclk. sync interrupt in a normal write sequence, the sync line is kept low for at least 24 falling edges of sclk, and the dac is updated on the 24 th falling edge. however if sync is brought high before the 24 th falling edge, this acts as an interrupt to the write sequence. the shift register is reset and the write sequence is seen as invalid. neither an update of the dac register contents nor a change in the operating mode occurssee figure 30.
ad5662 preliminary technical data rev. pra | page 14 of 20 data bits db23 (msb) dbo (lsb) pd1 pd0 d13 d12 d11 d10 x x x x x x d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 normal operation 1 k ? to gnd 100 k ? to gnd three-state power-down modes 0 0 1 1 0 1 0 1 04777-0-024 figure 29. input register contents 04777-0-025 din db23 db23 db0 db0 invalid write sequence: sync high before 24 th falling edge valid write sequence, output updates on the 24 th falling edge sync sclk figure 30. sync interrupt facility power-on reset the ad5662 family contains a power-on-reset circuit that controls the output voltage during power-up. the ad5662x-1 dac output powers up to 0 v, and the ad5662x-2 dac output powers up to midscale. the output remains there until a valid write sequence is made to the dac. this is useful in applications where it is important to know the state of the output of the dac while it is in the process of powering up. power-down modes the ad5662 contains four separate modes of operation. these modes are software-programmable by setting two bits (db17 and db16) in the control register. table 5 shows how the state of the bits corresponds to the devices mode of operation. table 5. modes of operation for the ad5662 db17 db16 operating mode 0 0 normal operation power-down modes 0 1 1 k? to gnd 1 0 100 k? to gnd 1 1 three-state when both bits are set to 0, the part works normally with its normal power consumption of 250 a at 5 v. however, for the three power-down modes, the supply current falls to 200 na at 5 v (50 na at 3 v). not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. this has the advantage that the output impedance of the part is known while the part is in power-down mode. there are three different options. the output is connected internally to gnd through a 1 k? or 100 k? ? resistor, or is left open-circuited (three-state). the output stage is illustrated in figure 31. resistor network v out v fb resistor string dac 04777-0-026 power-down circuitry amplifier figure 31. output stage during power-down the bias generator, the output amplifier, the resistor string, and other associated linear circuitry are all shut down when the power-down mode is activated. however, the contents of the dac register are unaffected when in power-down. the time to exit power-down is typically 2.5 s for v dd = 5 v and 5 s for v dd = 3 v. see figure 20 for a plot.
preliminary technical data ad5662 rev. pra | page 15 of 20 microprocessor interfacing ad5662 to adsp-2101/adsp-2103 interface figure 32 shows a serial interface between the ad5662 and the adsp-2101/adsp-2103. the ad sp-2101/adsp-2103 should be set up to operate in sport transmit alternate framing mode. the adsp-2101/adsp-2103 sport is programmed through the sport control register and should be configured as follows: internal clock operation, active low framing, 24-bit word length. transmission is initiated by writing a word to the tx register after the sport has been enabled. ad5662* *additional pins omitted for clarity tfs dt sclk sync din sclk 04777-0-027 adsp-2101/ adsp-2103* figure 32. ad5662 to adsp -2101/adsp-2103 interface ad5662 to 68hc11/68l11 interface figure 33 shows a serial interface between the ad5662 and the 68hc11/68l11 microcontroller. sck of the 68hc11/68l11 drives the sclk of the ad5662, while the mosi output drives the serial data line of the dac. the sync signal is derived from a port line (pc7). the setup conditions for correct operation of this interface are as follows: the 68hc11/68l11 should be configured with its cpol bit as a 0 and its cpha bit as a 1. when data is being transmitted to the dac, the sync line is taken low (pc7). when the 68hc11/ 68l11 is configured as described above, data appearing on the mosi output is valid on the falling edge of sck. serial data from the 68hc11/68l11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. data is transmitted msb first. in order to load data to the ad5662, pc7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the dac; pc7 is taken high at the end of this procedure. ad5662* *additional pins omitted for clarity pc7 sck mosi sync sclk din 04777-0-028 68hc11/68l11* figure 33. ad5662 to 68hc11/68l11 interface ad5662 to 80c51/80l51 interface figure 34 shows a serial interface between the ad5662 and the 80c51/80l51 microcontroller. the setup for the interface is as follows: txd of the 80c51/80l51 drives sclk of the ad5662, while rxd drives the serial data line of the part. the sync signal is again derived from a bit programmable pin on the port. in this case, port line p3.3 is used. when data is to be transmitted to the ad5662, p3.3 is taken low. the 80c51/80l51 transmits data only in 8-bit bytes; thus only eight falling clock edges occur in the transmit cycle. to load data to the dac, p3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. p3.3 is taken high following the completion of this cycle. the 80c51/80l51 outputs the serial data in a format that has the lsb first. the ad5662 requires its data with the msb as the first bit received. the 80c51/80l51 transmit routine should take this into account. 80c51/80l51* ad5662* *additional pins omitted for clarity p3.3 txd rxd sync sclk din 04777-0-029 figure 34. ad5662 to 80c51/80l51 interface ad5662 to microwire interface figure 35 shows an interface between the ad5320 and any microwire-compatible device. serial data is shifted out on the falling edge of the serial clock and is clocked into the ad5320 on the rising edge of the sk. microwire* ad5662* *additional pins omitted for clarity cs sk so sync sclk din 04777-0-030 figure 35. ad5662 to microwire interface
ad5662 preliminary technical data rev. pra | page 16 of 20 applications using ref19x as a power supply for ad5662 because the supply current required by the ad5662 is extremely low, an alternative option is to use a ref19x voltage reference (ref195 for 5 v, ref193 for 3 v) to supply the required voltage to the partsee figure 36. this is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 v or 3 v, for example, 15 v. the ref19x outputs a steady supply voltage for the ad5662. if the low dropout ref195 is used, it must supply 250 a of current to the ad5662. this is with no load on the output of the dac. when the dac output is loaded, the ref195 also needs to supply the current to the load. the total current required (with a 5 k? load on the dac output) is 250 a + (5 v/5 k?) = 1.25 ma the load regulation of the ref195 is typically 2 ppm/ma, which results in a 2.5 ppm (12.5 v) error for the 1.25 ma current drawn from it. this corresponds to a 0.164 lsb error. ad5662 three-wire serial interface sync sclk din +15v +5v 250 a v out = 0v to 5v ref195 04777-0-031 figure 36. ref195 as power supply to ad5662 bipolar operation using the ad5662 the ad5662 has been designed for single-supply operation but a bipolar output range is also possible using the circuit in figure 37. the circuit below gives an output voltage range of 5 v. rail-to-rail operation at the amplifier output is achievable using an ad820 or an op295 as the output amplifier. the output voltage for any input code can be calculated as follows: ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? + ? ? ? ? ? ? = r1 r2 v r1 r2 r1 d v v dd dd o 536 , 65 where d represents the input code in decimal (0 to 65535). with v dd = 5 v, r1 = r2 = 10 k?, v 5 536 , 65 10 ? ? ? ? ? ? ? = d v o this is an output voltage range of 5 v, with 0x0000 corre- sponding to a ?5 v output and 0xffff corresponding to a 5 v output. r2 = 10k ? 04777-0-032 +5v ?5v ad820/ op295 three-wire serial interface +5v ad5662 v dd v out r1 = 10k ? 5v 0.1 f 10 f figure 37. bipolar operation with the ad5662
preliminary technical data ad5662 rev. pra | page 17 of 20 using ad5662 with a galvanically isolated interface in process-control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur in the area where the dac is functioning. isocouplers provide isolation in excess of 3 kv. the ad5662 uses a 3-wire serial logic interface so the adum130x 3-channel digital isolator provides the required isolation (see figure 38). the power supply to the part also needs to be isolated. this is done by using a transformer. on the dac side of the transformer, a 5 v regulator provides the 5 v supply required for the ad5662. v dd 0.1 f v dd 10k ? 10k ? v dd 10k ? +5v regulator v out gnd 04777-0-033 din sync sclk power 10 f v dd sync sclk data ad5662 figure 38. ad5662 with an opto-isolated interface power supply bypassing and grounding when accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. the printed circuit board containing the ad5662 should have separate analog and digital sections, each having its own area of the board. if the ad5662 is in a system where other devices require an agnd-to-dgnd connection, the connection should be made at one point only. this ground point should be as close as possible to the ad5662. the power supply to the ad5662 should be bypassed with 10 f and 0.1 f capacitors. the capacitors should be located as close as possible to the device, with the 0.1 f capacitor ideally right up against the device. the 10 f capacitors are the tantalum bead type. it is important that the 0.1 f capacitor has low effective series resistance (esr) and effective series inductance (esi), for example, common ceramic types of capacitors. this 0.1 f capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching. the power supply line itself should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. avoid crossover of digital and analog signals if possible. when traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. the best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. however, this is not always possible with a 2-layer board.
ad5662 preliminary technical data rev. pra | page 18 of 20 outline dimensions 1 3 5 6 2 8 4 7 2.90 bsc 1.60 bsc 1.95 bsc 0.65 bsc 0.38 0.22 0.15 max 1.30 1.15 0.90 seating plane 1.45 max 0.22 0.08 0.60 0.45 0.30 8 4 0 2.80 bsc pin 1 indicato r compliant to jedec standards mo-178ba figure 39. 8-lead sot-23 (rj-8) dimensions shown in millimeters 0.80 0.60 0.40 8 0 4 85 4.90 bsc pin 1 0.65 bsc 3.00 bsc seating plane 0.15 0.00 0.38 0.22 1.10 max 3.00 bsc coplanarity 0.10 0.23 0.08 compliant to jedec standards mo-187aa figure 40. 8-lead mini small outline package [msop] (rm-8) dimensions shown in millimeters ordering guide model grade power-on reset to co de branding package options 1 description temperature range AD5662ARJ-1 a zero d38 rj-8 32 lsb inl ? 40c to +125c ad5662arj-2 a midscale d39 rj-8 32 lsb inl ? 40c to +125c ad5662arm a zero d38 rm-8 32 lsb inl ? 40c to +125c ad5662brj-1 b zero d36 rj-8 16 lsb inl ? 40c to +125c ad5662brj-2 b midscale d37 rj-8 16 lsb inl ? 40c to +125c ad5662brm b zero d36 rm-8 16 lsb inl ? 40c to +125c 1 rj = sot-23, rm = msop
preliminary technical data ad5662 rev. pra | page 19 of 20 notes
ad5662 preliminary technical data rev. pra | page 20 of 20 notes ? 2004 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. pr04777C0C10/04(pra)

▲Up To Search▲

Price & Availability of AD5662ARJ-1

	To Download AD5662ARJ-1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .